2-Bit Magnitude Comparator Design Using Different Logic Styles
نویسندگان
چکیده
2-bit magnitude comparator design using different logic styles is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison between different logic styles used to design 2-Bit magnitude comparator. Comparison between different designs is calculated by simulation that is performed at 90nm technology in Tanner EDA Tool.
منابع مشابه
High-Speed 64-Bit Binary Comparator using Two Different Logic Styles
High-speed 64-bit binary comparator using two different logic styles is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs c...
متن کاملHigh-Speed 64-Bit Binary Comparator using Two Stages with Two Different Logic Styles
High-speed 64-bit binary comparator using two stages with two different logic styles is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comp...
متن کاملLow Power CMOS VLSI Design: Implementation of Comparator Circuits Using Novel Technique
Low power has emerged as a principal theme in today's electronic industry. Reduction of power consumption makes a device more reliable and efficient. As the demand of portable consumer electronics increases, and the size of the chip decreases, challenges towards the power dissipated are induced. Complementary Metal Oxide Semiconductor (CMOS) logic styles are best known for dissipating less ener...
متن کاملAnalysis of GDI Technique for Digital Circuit Design
Power Dissipation of Digital circuits can be reduced by 15% 25% by using appropriate logic restructuring and also it can be reduced by 40% 60% by lowering switching activity. Here, Gate Diffusion Input Technique which is based on a Shannon expansion is analyzed for minimizing the power consumption and delay of static digital circuits. This technique as compare to other currently used logic desi...
متن کاملLow Power Magnitude Comparator Circuit Design
This paper presents a new low power 2-Bit magnitude comparator using full adder technique. The proposed magnitude comparator (PTL logic) has been compared with existing magnitude comparator (GDI technique). The performance analysis of both magnitude comparators is done on basis of power consumption with respect to input voltage, temperature, and frequency; using Tanner EDA tool version 12.6 at ...
متن کامل